Abound Logic

Description: Based on a denser architecture Abound Logic has made the largest FPGAs in the market available today, with great savings in power, very fast compile times, competitive price, and no tradeoffs in performance. Abound Logic offers the Raptor family of very large FPGAs including the Rso750 and Rsx750 devices. These FPGAs show the lowest power consumption at competitive performance. Abound Logic Programmable Logic begun as an Embedded FPGA and it is also a Standard FPGA today, with density and features attractive to Structured ASIC, ASSP and ASIC applications, for field verification and market proof before committing economic resources to large NRE costs. Abound Logic FPGAs are used in application such as ASIC Emulation, ASIC Prototyping, Wired Networking, Wireless Infrastructure, Professional Video, Medical Imaging, Test and Measurement, etc. Thanks to our hierarchical interconnect architecture Raptor shows more predictable timing with fast timing closure. Our software tools achieve the fastest place and route (P&R) for very large designs with traditional methodology based on VHDL or Verilog RTL entry, Synthesis (Mentor Graphics Precision OEM), Static Timing Analysis (STA), and Graphical User Interface (GUI). Our current 65nm and future 40nm families surpass Altera Stratix-III and Stratix-IV, and Xilinx Virtex-5 and Virtex-6.

Tags: aboundlogic, logic, abound, technology, news, jobs, careers, support, home, policy, directors, board, investors, privacy, offices, representatives, partners, contacts, france, projects, team, management, read, customer, contact, login, aboud, events, fpgas, capacity, using, asic, power, today, architecture, based, competitive, fast, raptor, performance,

Aboundlogic.com

Content Revalency: Title: 100.00%   Description: 21.90%   Keywords: 0.00%  |  Document size: 11,578 bytes More info: Whois - Trace Route - RBL Check

ABOUNDLOGIC.COM - Site Location
Country/Flag	United States
City/Region/Zip Code	Provo, Utah, 84606
Organization	Unified Layer
Internet Service Provider	Unified Layer