SiliconGen, Full Custom Analog and Mixed Signal ASIC Design
Description: SiliconGen provides full custom analog and mixed signal ASIC Design. Specialized in PLL (phase locked loop design). Meeting the integration challenges of the world.
Keywords: ASIC, IC, BiCMOS, CMOS, bipolar, analog, mixed signal, phase locked loop, PLL, telephony, telecommunications, data communications, data acquisition, industrial control, analog circuit, ADC, DAC, op amp, pwm, vco, phase detector, data synchronizer, gmc filter
Tags: silicongen, analog, design, signal, asic, mixed, corporation, information, experience, contact, overview, technology, request, custom, integration, meeting, challenges, world, best, viewed, page, homepage, images, rule, horizontal, phase, data, image, form, employment, title, locked, loop, pll, specialized, provides,
Silicongen.net
Content Revalency:
Title: 11.11%
Description: 22.73%
Keywords: 0.00% | Document size: 4,031 bytes
More info: Whois - Trace Route - RBL Check |
![]() ![]() ![]() |
SILICONGEN.NET - Site Location | |
Country/Flag | ![]() |
City/Region/Zip Code | Monticello, Iowa, 52310 |
Organization | Monticello Networks |
Internet Service Provider | Monticello Networks |
SILICONGEN.NET - DNS Information | |
IP Address | 199.102.46.146 ~ Whois - Trace Route - RBL Check |
Domain Name Servers | ns5.rdns.net 74.50.118.14 ns6.rdns.net 74.50.126.150 |
Mail Exchange | silicongen.net |
Site Response Header | |
Response | HTTP/1.1 301 Moved Permanently |
Server | Apache/1.3.42 (Unix) mod_log_bytes/1.2 mod_bwlimited/1.4 mod_auth_passthrough/1.8 FrontPage/5.0.2.2635 mod_ssl/2.8.31 OpenSSL/0.9.8e-fips-rhel5 |
Date | Sun, 17 Apr 2011 00:10:05 GMT |
Content-Type | text/html |